
# NOTICE

THIS DOCUMENT HAS BEEN REPRODUCED FROM MICROFICHE. ALTHOUGH IT IS RECOGNIZED THAT CERTAIN PORTIONS ARE ILLEGIBLE, IT IS BEING RELEASED IN THE INTEREST OF MAKING AVAILABLE AS MUCH INFORMATION AS POSSIBLE

AppendixA

# UNIVERSITY OF COLORADO



# DEPARTMENT OF COMPUTER SCIENCE

# Technical Report

(NASA-CR-163419) FUNCTIONAL SPECIFICATIONS OF THE ANNULAR SUSPENSION POINTING SYSTEM, APPENDIX A (Colorado Univ. at Boulder.)
22 p HC A02/MF A01 CSCL 09B

N80-30062

Unclas 51 23334



FUNCTIONAL SPECIFICATIONS OF THE ANNULAR SUSPENSION POINTING SYSTEM

bу

Bryan Edwards
Department of Computer Science
University of Colorado at Boulder
Boulder, Colorado

CU-CS-171-80

January, 1980

This work was supported by grant NSG 1638 from NASA Langley Research Center.

### Abstract

The following is a description of the Annular Suspension Pointing System. This description is written using the Design Realization, Evaluation and Modelling (DREAM) system, and its design description technique, the DREAM Design Notation (DDN).

Appendix A contains a DDN description of the Annular Suspension Pointing System. The information contained in this description was derived from the NASA-produced report, "The Executive Software For the Annular Suspension Pointing System," which appears as Appendix B. The description is divided into four major sections.

The first section of Appendix A (System Overview) contains the major units of the system, their interconnections, and the event flow between these units. Figure 1 corresponds to Figure 1 in the original report, with the addition of three major units: analog sources, experiment computer, and the system operator. Additional communication paths are also shown. Each communications path is labeled with a number. These numbers correspond to the CONNECTIONS given in the DREAM description. In addition, the EVENT DEFINITIONS reference the communications paths which the events use, by appending the path number to the event name. Finally, the legal event sequences are given in the DESIRED BEHAVIOR section of the description, using a regular expression type notation. In this section, a shorthand, non-standard, notation is used to indicate the repetition of a sequence of events a specific number of times.

The second section (LEVEL II) describes the basic operations of each of the major units of the system. The input and output ports are identified, and an abstract model of the operation is given in terms of the input and output.

In the third section (LEVEL III), the notion of the internal servicers P(1), P(2) and P(3) is introduced. The internal operation of these servicers is not detailed. The logical interaction between the servicers and the input and output ports of the NASA standard space computer is given.

The notion of the time intervals T(1), T(2) and T(3) is introduced in the fourth section (LEVEL IV). Here we see the interaction between the master timing pulse and the signals to the three processes P(1), P(2) and P(3).

In Appendix B, we have included a copy of the NASA-produced functional specification of the Annular Suspension Pointing System.


The portions of the report which were captured by the DDN description of the system are underlined.

Some portions of the NASA report contain very detailed descriptions of sections of the system. This detail is not reflected in the DDN description. Further elaborations of the DDN description would be required to capture this detail.

The DDN description does not capture the notion of the mode (idle, coarse, fine, slew) of the system, and the details of the data communicated between the system units is not given. The NASA report does not contain enough information in these areas to allow further elaboration.

In preparing the DDN description, the concepts available in DDN were adequate to describe most of this embedded computer system. The only area that DDN does not adequately describe is the notion of a specific interval of time.

FIGURE 1
Communications paths between system components



Appendix A:

DREAM Design Notation Description of Annular Suspension Pointing System

### SYSTEM OVERVIEW

```
[annular suspension pointing system]:
                                                      SUBSYSTEM CLASS;
   DOCUMENTATION;
       The purpose of the ASPS is to control a platform which will be
       flown on the space shuttle. Equipment (e.g., a telescope) will
      be mounted on the platform and the ASPS will allow this equipment to be pointed in a given direction with extreme accuracy (±4.84×10
      radians) and this position maintained for extended periods (stability \pm 4.84 \times 10^{-8} radians /sec) in the presence of shuttle disturbances.
   END DOCUMENTATION;
   QUALIFIERS;
       tl per t2, t2 per t3
   END QUALIFIERS;
   SUBCOMPONENTS:
       nsscii
                 OF [nasa standard_space_computer_ii],
                 OF [digital electronics assembly],
       dea
       tse
                 OF [test support equipment],
                 OF [remote_acquisition unit],
       rau
                 OF [experiment computer],
       ec
       pea cea OF [platform electronics_assembly_control_electronics_
                        assembly],
                 OF [platform].
                 OF [analog sources],
       92
                 OF [system operator]
       50
    END SUBCCMPONENTS;
    CONNECTIONS:
       PLUG (nsscii|dea outputs, dea|nsscii inputs),
       PLUG (nsscii tse outputs, tse nscii inputs),
       PLUG (dea nsscii outputs, nsscii dea inputs),
       PLUG (dea|t1_tick
                                   , nsscii tl tick),
       PLUG (dea | t2 tick
                                   , nsscii|t2 tick),
```

### SYSTEM OVERVIEW

	PLUG (dea t3_tick , nsscii t3_tick),	6
	PLUG (dea pea_cea_outputs, pea_cea dea_inputs),	7
	PLUG (dea rau_outputs , rau dea_inputs),	8
	PLUG (pea_cea master_timing_pulse, dea master_timing_pulse),	9
	PLUG (pea_cea dea_outputs, dea pea_cea_inputs),	10
	PLUG (pea_cea p_outputs, p pea_cea_inputs),	11
	PLUG (as dea_outputs, dea as_inputs),	12
	PLUG (rau dea_outputs, dea rau_inputs),	13
	PLUG (rau ec_outputs, ec rau_inputs),	14
	PLUG (tse nsscii_outputs, msscii tse_imputs),	15
	PLUG (tse so_outputs, so tse_inputs),	16
	PLUG (ec rau_outputs, rau ec_inputs),	17
	PLUG (ec so_outputs, so ec_inputs),	18
	PLUG (so ec_outputs, ec so_inputs),	19
	PLUG (soltse_outputs, tse so_inputs),	20
	PLUG (p pea_cea_outputs, pea_cea p_inputs),	21
EN	D CONNECTIONS;	
EN	D CONNECTIONS;	

#### SYSTEM OVERVIEW

[asps operation]: EVENT CLASS;

EVENT DEFINITION:

system\_operator\_request\_experiment 19: DESCRIPTION;

This event corresponds to the system operator entering a request, at the operator console, to the experiment computer.

END DESCRIPTION;

experiment computer request platform action 17,13: DESCRIPTION;

In order to perform a given experiment, the experiment computer must manipulate the platform in some predefined manner.

END DESCRIPTION;

dea\_request\_computation 3: DESCRIPTION;

Many times, computations must be performed "before a requested platform action can occur.

END DESCRIPTION:

nsscii computation result returned 1: DESCRIPTION;

Computations supporting the platform are performed in the asscii. Results are returned to the dea.

END DESCRIPTION:

dea request platform action 7,11: DESCRIPTION;

The platform is actually controlled by the pea/cea.

END DESCRIPTION;

platform responds 21,10: DESCRIPTION:

The platform responds to request from the pea/cea.

END DESCRIPTION;

platform result returned to experiment computer 8.14: DESCRIPTION;

The results of a high-level platform operation are returned to the experiment computer.

END DESCRIPTION;

-8-

#### SYSTEM OVERVIEW

experiment result returned to system operator 18: DESCRIPTION;

The result of our experiment is returned to the system operator, at the operator console.

END DESCRIPTION;

system operator\_request\_test\_20: DESCRIPTION;

This event corresponds to the system operator entering a request at the test console, to the test support equipment.

END DESCRIPTION;

tse request action 15: DESCRIPTION;

In order to perform a given test, the test support equipment must get certain data from the nsscii.

END DESCRIPTION;

nsscii result returned 2: DESCRIPTION;

Test data from the asscii is returned to the test support equipment.

END DESCRIPTION;

test result returned to system operator 16: DESCRIFITON:

The result of a test is returned to the system operator, at the test console.

END DESCRIPTION:

master timing pulse\_9: DESCRIPTIOH;

This pulse is generated every T(1) milliseconds.

END DESCRIPTION:

tl timing pulse 4: DESCRIPTION;

This pulse is generated every T(1) milliseconds as a result of the master timing pulse.

END DESCRIPTION;

t2 timing pulse 5: DESCRIPTION;

This pulse is generated every T(2) milliseconds as a result of the master timing pulse. Note that T(2) milliseconds is an integral multiple of T(1).

END DESCRIPTION;

#### SYSTEM OVERVIEW

t3 timing pulse 6: DESCRIPTION;

This pulse is generated every T(3) milliseconds as a result of the master timing pulse. Note that T(3) milliseconds is an integral multiple of T(2).

END DESCRIPTION:

```
SYSTEM OVERVIEW
```

```
DESIRED BEHAVIOR:
          SHUFFLE(
             REPEAT(
                SEQUENCE (
                      SEQUENCE(master_timing_pulse_9, t1_timing_pulse_4), t1_per_t2
                      t2_timing_pulse_5), t2_per_t3
                    t3 timing pulse 6)),
             REPEAT(
                SEQUENCE(
                   system operator request experiment 19.
                    REPEATT
                      SEQUENCE (
                          experiment computer requests platform action 17.13.
                          REPEAT
                          (SEQUENCE
                              (dea request computation 3.
                               nsscii computation result returned 1)),
                          REPEAT
                          (SEQUENCE
                              (dea request platform action 7,11,
                              platform responds 21,10)),
                         platform result returned to experiment computer 8.14)).
                    experiment result returned to system operator 18)),
             REPEAT(
                 SEQUENCE(
                    system operator request test 20,
                    REPEATT
                      SEQUENCE(
                          tse request action 15,
                          nsscii results returned 2)),
                    test result returned to system operator 16)))
       END DESIRED BEHAVIOR:
   END EVENT DEFINITION;
END EVENT CLASS;
END SUBSYSTEM CLASS;
```

LEVEL 11

```
[system operator]: SUBSYSTEM CLASS;
  ec outputs: OUT PORT;
     END PORT
   tse outputs: OUT PORT;
     END PORT:
  ec inputs: IN PORT;
     END PURT;
  tse inputs: IN PORT;
     END PORT;
   operator: CONTROL PROCESS;
     MODEL;
         ITERATE
           SELECT
               (PERHAPS): SEND ec outputs;
              (PERHAPS): SEND
                               tse outputs;
           END SELECT;
           SELECT
              (PERHAPS): RECEIVE ec inputs;
               (PERHAPS): RECEIVE tse inputs,
           END SELECT;
        END THERATE;
      END MODEL:
   END CONTROL PROCESS;
END SUBSYSTEM CLASS;
```

```
[experiment computer]: SUBSYSTEM CLASS;
   rau outputs: OUT PORT;
      END PORT;
   so outputs:
                OUT PORT;
      END PORT:
   rau inputs:
                IN PORT;
      END PORT:
   so inputs:
                IN PORT;
     END PORT;
                CONTROL PROCESS:
   experiment:
      MODEL;
         ITERATE
            RECEIVE so inputs;
                    rau outputs:
            SEND
            RECEIVE rau-inputs;
            SEND
                    so outputs;
         END ITERATE;
      END MODEL:
```

END CONTROL PROCESS:

```
LEVEL II
```

[remote acquisition unit]: SUBSYSTEM CLASS:

dea outputs: OUT PORT;

END PORT:

ec outputs: OUT PORT;

END FORT:

dea inputs: IN PORT;

END PORT:

ec inputs: IN PORT;

END PORT:

acquisition: CONTROL PROCESS;

MODEL:

ITERATE

RECEIVE ec inputs;

SEND dea outputs;

RECEIVE dea inputs;

SEND ec outputs;

END ITERATE;

END MODEL:

END CONTROL PROCESS;

END SUBSYSTEM CLASS;

LEVEL 11

[platform]: SUBSYSTEM CLASS;

pea cea outputs: OUT PORT;

ĒNO PORT;

pea\_cea\_inputs: IN PORT;

END PORT;

platform: CONTROL PROCESS;

MODEL;

ITERATE

RECEIVE pea cea inputs; SEND pea cea outputs;

END ITERATE;

END MODEL;

END CONTROL PROCESS;

```
LEVEL 11
```

[analog sources]: SUBSYSTEM CLASS;

dea outputs: OUT PORT; END PORT;

source: CONTROL PROCESS;

MODEL:

ITERATE

SEND dea outputs;

END ITERATE;

END MODEL;

END CONTROL PROCESS;

END SUBSYSTEM CLASS;

```
LEVEL II
```

[test support\_equipment]: SUBSYSTEM CLASS;

nsscii outputs: OUT PORT; END PORT;

so outputs: OUT PORT;

END PORT;

nsscii inputs: IN PORT;

END PORT:

so inputs: IN PORT;

END PORT;

support: CONTROL PROCESS;

MODEL;

**ITERATE** 

RECEIVE so inputs;

SEND nsscii outputs;

RECEIVE msscii imputs;

so\_outputs; SEND

END ITERATE;

END MODEL;

END CONTROL PROCESS;

```
LEVEL II
```

```
[platform electronics assembly control electronics assembly]: SUBSYSTEM
   master timing pulse: OUT PORT;
     END PORT:
   dea outputs: OUT PORT;
      END PORT;
   p outputs: OUT PORT;
      END PORT:
   dea inputs: IN PORT:
      END PORT:
   p inputs: IN PORT;
      END PORT;
   control: CONTROL PROCESS;
      MODEL;
         ITERATE
            SELECT
               (PIRMAPS): SEND master timing pulse;
               (PERHAPS): RECEIVE dea inputs;
                           SEND
                                  p outputs;
                           RECEIVE p inputs;
                           SEND
                                  dea outputs;
            END SELECT;
         END ITERATE;
      END MODEL;
   END CONTROL PROCESS;
END SUBSYSTEM CLASS;
```

```
[nasa standard space computer ii]: SUBSYSTEM CLASS;
   dea outputs: OUT PORT;
     END PORT:
   tse outputs: OUT PORT;
     END PORT;
   dea inputs: IN PORT;
     END PORT;
   tl tick: IN PORT;
     "END PORT:
   t2 tick: IN PORT;
     END PORT;
   t3 tick: IN PORT;
     END PORT;
   tse inputs: IN PORT;
     END PORT:
   nsscii executive: CONTROL PROCESS;
     MODEL:
         perform initialization;
         SEND dea outputs:
        RECEIVE dea inputs;
         TERATE
           SELECT
              (PERHAPS): RECEIVE tl tick;
                         SEND
                                 dea outputs:
              (PERHAPS): RECEIVE to tict:
              (PERHAPS): RECEIVE t3 tick;
              (PERHAPS): RECEIVE tse imputs;
                         SEND
                                tse outputs:
           END SELECT;
        END ITERATE:
      END MODEL;
   END CONTROL PROCESS;
```

```
[digital electronics assembly]: SUBSYSTEM CLASS:
  nsscii outputs: OUT PORT;
     END PORT:
  tl tick: OUT PORT;
     END PORT;
   t2 tick: OUT PORT:
     END PORT;
   t3 tick: OUT PORT;
     END PORT:
   pea cea outputs: OUT PORT;
     END PORT:
   raw outputs: OUT PORT;
     END PORT:
   nsscii inputs: IM PORT;
      END PORT;
   master timing pulse: IN PORT;
     END PORT;
   pea cea inputs: IN PORT;
      END PORT:
   as inputs: IN PORT;
      END PORT:
   rau inputs: IN PORT;
      END PORT:
```

```
dea executive: CONTROL PROCESS;
     MODEL:
        TERATE
           SELECT
              (PERHAPS): RECEIVE master timing pulse;
                        SEMD tl tick;
                        SELECT
                            (PERHAPS) SEMD t2 tick;
                            (PERHAPS) SEND 12 tick;
                                     SEMD t3 tick;
                        END SELECT:
              (PERHAPS): RECEIVE rau_inputs;
                        MAYBE
                            SEND assoil outputs;
                            RECEIVE msscii imputs;
                        END MAYBE:
                        MAYBE
                            SEND pea cea outputs;
                            RECIEVE pea cea inputs:
                        END MAYBE;
              (PERHAPS): RECEIVE as inputs;
           END SELECT;
        END ITERATE;
      END MODEL;
   END CONTROL PROCESS;
END SUBSYSTEM CLASS;
```

-20-

LEAEF 11

1

```
LEVEL III
'[nasa_standard_space_computer_ii]: SUBSYSTEM CLASS'
  SUBCOMPONENTS;
     pl, p2, p3 OF [process]
  END SUBCOMPONENTS;
  CONNECTIONS;
     PLUG (nsscii executive|pl initiate, pl|initiate),
     PLUG (nsscii executive|p2 initiate, p2|initiate),
     PLUG (nsscii executive|p3 initiate, p3|initiate),
     PLUG (pl|complete, nsscii executive|pl complete),
     PLUG (p2 complete, nsscii executive p2 complete),
     PLUG (p3 complete, nsscii executive p3 complete)
  END CONNECTIONS;
  msscii executive: CONTROL PROCESS;
     pl initiate: LOCAL OUT PORT;
        END PORT;
     p2 initiate: LOCAL OUT PORT;
        END PORT;
     p3 initiate: LOCAL OUT PORT;
        END PORT;
     pl complete: LOCAL IN PORT;
        END PORT;
     p2 complete: LOCAL IN PORT;
        END PORT;
```

p3 complete LOCAL IN PORT:

END PORT;

```
LEVEL III
   MODEL;
      perform initialization;
      SEND dea outputs;
      RECEIVE dea inputs;
      ITERATE
         SELECT
            (PERHAPS): RECEIVE tl tick;
                       SEND
                                pl initiate;
            (PERHAPS): RECEIVE t2 tick;
                       SEND
                                p2 initiate;
            (PERHAPS): RECEIVE t3 tick;
                       SEND
                                p3 initiate:
            (PERHAPS): RECEIVE pl complete;
                       SEND
                                dea outputs;
            (PERHAPS): KECEIVE p2 complete;
            (PERHAPS): RECEIVE p3_complete;
            (PERHAPS): RECEIVE tse_inputs; SEND tse_outputs;
                                tse_outputs;
         END SELECT;
      END ITERATE;
   END HODEL;
END CONTROL PROCESS;
```

```
LEVEL III
```

```
[process]: SUBSYSTEM CLASS;
   complete: OUT PORT;
      END PORT;
   initiate: IN PORT;
      END PORT:
   process: CONTROL PROCESS;
      MODEL:
         ITERATE
            RECEIVE initiate;
           perform operations;
           SEND complete;
         END ITERATE;
      END MODEL:
   END CONTROL PROCESS;
END SUBSYSTEM CLASS;
```

```
LEVEL IV
'[digital electronics assembly]: SUBSYSTEM CLASS'
   QUALIFIERS;
       tl_per_t2, t2 per_t3
   END QUALIFIERS;
   LOCAL SUBCOMPONENT:
       t1_pulses OF [0:: t1_per_t2],
t2_pulses OF [0:: t2_per_t3]
   END LOCAL SUBCOMPONENT:
   dea executive: CONTROL PROCESS:
       MODEL;
          SET tl_pulses TO 0;
          SET t2 pulses TO 0;
          ITERATE
              SELECT
                  (PERHAPS): RECEIVE master timing pulse;
                                 SEND t1 tick:
                                SET tl_pulses TO tl_pulses + 1;
                                SET t1 pulses T0 t1 pulses + 1;
IF t1 pulses = t1 per_t2 THEN
SET t1 pulses T0 0;
SEND t2 tick;
SET t2 pulses T0 t2 pulses + 1;
IF t2 pulses = t2 per_t3 THEN
SET t2 pulses T0 0;
SEND t3 tick;
                                    END IF:
                                END IF;
                  (PERHAPS): RECEIVE rau inputs;
                                MAYBE
                                    SEND
                                              nscii outputs:
                                    RECEIVE nsscii inputs;
                                END MAYBE
                                MAYBE
                                    SEND
                                              pea cea outputs;
                                    RECEIVE pea cea inputs;
                                END MAYBE;
                  (PERHAPS): RECEIVE as inputs;
              END SFLECT;
          END ITERATE;
       END MODEL:
```

END CONTROL PROCESS;

and the second second section in

Appendix B:
Functional Requirements
of
Annular Suspension Pointing System

(Produced by NASA Langley Research Center Personnel) THE EXECUTIVE SOLIGARS FOR THE AGREEAS SUSPENSION POLYTICS SYMILE

T. TURROUGGIOG.

This document attempts to describe the Annular Suspension Pointing System (ASPS) nardware facilities and the structure of the software executive in sufficient detail that it can be used as an example of the requirements for concurrent programing in NASA embedded computer systems. The hardware details are provided for those who are unfamiliar with the general layout of the ASPS. This description is intended to be accurate and every effort will be made to ensure that it correctly reflects the software currently being written for the ASPS engineering model. The engineering model is a ground-based system used for testing. This is the first version of the software which will be used. This description is also intended to be complete in the sense that the functions of the software is defined in sufficient detail (albeit informally) that only minor parametric details are needed before the software can be constructed.

Two consequences of the fact that the software described is for an engineering model are that the software is instrumented and the existence of a human operator is assumed. The instrumentation is for performance evaluation and error analysis. It will not be specified here since it does not affect the ASCS executive function.

The purpose of the ASPS is to control a platform which will be flown on the Space Shuttle. Lquipment (e.g. a telescope) will be mounted on the platform and the ASPS will allow this equipment to be pointed in a given direction with extreme accuracy (+ or - 4.84e-1 radians) and this position maintained for extended periods (stability + or - 4.84e-b radians per sgc.) in the presence of Shuttle disturbances.

11. HARDWARL CONFIGURATION OF THE SYSTEM

Figure 1 shows the organization of the major hardware units  $\| \mathbf{comprising} \|$  the ASPS

Definitions:

- a) ISE: lest Support Equipment. The ISE consists of a terminal and a computer. It will be used to generate various inputs from the operator and display messages to the operator for ground testing of the ASPS.
- b) <u>NSSC II: NASA Standard Space Computer II</u>. The MSSC II is basically an IBH System 360 computer. It will be used to carry out the computations which implement the control laws for the platform.
- c) <u>DEA:</u> <u>Digital Electronics</u> <u>Assembly.</u> The <u>DEA is an electronics assembly</u> based on a 2-80 microprocessor which is <u>used as an I/O controlier for the MSSC 11.</u> Figure 2 shows the major hardware units of the DEA.
- d) PEA/CEA: Platform Llectronics Assembly/Control Electronics Assembly. The PEA is the electronic assembly on the platform which, together with the CLA, is responsible for moving the platform and sending position information to the ESSC II.
- e) RAU: Remote Acquisition Unit. The RAU provides 32 digital input and 32 digital output lines. It is connected to the experiment computer 1.c. the experiment which is using the ASPS, and all 1/0 between the DEA and the experiment computer 1s through the RAU.

The system of interest for the executive consists of an MSSC II computer connected to the DEA. The DEA is connected to the MSSC II by 16 inputs, 16 output and several control lines. Buring flight all 170 to the MSSC II is through the DEA. In the engineering model, 170 to

the BSSC II can also be from the TSL. Analog data to or from the platfore is converted (A/D,D/A) in the DLA and preprocessed in the DLA before being sent to the RSSC II.

The experiment computer sends platform control commands (e.g. point telescope in a particular direction) to the DLA, which in turn requests the NSSC 11 to compute the control laws. This output is sent through the DLA to the PEA/CLA which moves the platform.

The system master timing pulse is generated by the PLA and sent to the DLA. This is a pulse every T(1) milliseconds which is used for real-time timing. T(1) is a fixed integer whose value has not been finalized.

MOTE: This pulse is not sent directly to the MSSC II.

#### III. ESSC II CHAPACTURISTICS

This section provides a summary only and is not intended to be complete. Full details of the machine can be obtained from the hardware reference manual.

The MASA Standard Space Computer 11 (MSSC II) is very much like an IBII System 360. A thorough knowledge of \$/360 is assumed in this summary. The MSSC II's instruction set contains 83 of the 87 instructions from the \$/360 Standard Set. (Recall that the Standard Set does not include decimal, direct control, protection or floating point instructions.) The exceptions are MIO(9E), SIO(9C), TCM(9F), and TIO(9D). The semantics of these 83 instructions are identical to \$/360 except for the following areas:

- (1) The 5/360 interval timer at location 80(decimal) is not implemented.
- (2) Effective addresses are limited to 16 bits except for the LA(41) instruction which generates a 24-bit result.

#### Added to these 83 instructions are three new instructions:

	linenon1c	Upcode	Format
Timer Read and Set	TIRS	Α4,	RS
Start 1/0	SIO	۸5	RS
	310	N.S	11.5
Set Storage Key	SSE	08	RR

The NSSC 11 supports a real-time clock and an interval timer. The real-time clock is 32 bits long, is incremented by 1 each 112.64 bicroseconds and causes no interrupt on overflow. The interval timer is 16 bits long, is decremented by 1 each 112.64 bicroseconds and generates an external interrupt on change of sign from positive to negative.

The clocks are read, or read and set, individually by the TOPS instruction. Reading yields a timer value in a register. Setting involves a value from storage being placed in the timer.

There are four kinds of 1/0. They are:

- (a) Direct.
- (b) Buffered.
- (c) Direct Henory Access (DNA).
- (d) External Interrupt.

Direct I/O constitutes transferring 16 bits of data to/from the MSSC 11 from/to the DLA via a 16 bit bus. Transfers of this type are the result of the MSSC II executing a SIO instruction. Note that this is totally different from the SIO instruction on S/360.

Buffered 1/0 is a means of performing block transfers of data to/from the NSSC II memory in parallel with normal execution of the NSSC II. When buffered 1/0 takes place, memory references and sequencing are controlled by hardware within the CPU but this does not interefere with instruction execution. The NSSC II has provision for up to 16 devices to perform buffered 1/0. A fixed storage location is used on the MSSC Il to point to a buffered I/O device table with 16 entries. An entry contains two words each of which is a word count and address pair. One word is for input and the other is for output. The word count is the number of 'words to be transferred and the address is the main memory buffer location. If the relevant word count is positive when a buffered 1/0 operation begins, then the count is decremented and the address is incremented in the table entry as each word is transferred. When the transfer is complete the word count will be zero (assuming ne error). If the word count is initially negative, the word count is modified during the buffered 1/0 operation but is reset to its original value when the operation completes. The number of words transferred is this case is the absolute value of the word count. A buffered 1/0 operation is initiated using direct 1/0 (SIO instruction) to send 16

6

bits of data to the device which will perform the operation.

Direct memory access is literally direct access of the NSSC 11 memory. The ASPS system does not use DMA.

An external interrupt changes the state of the MSSC II as a result of an external stimulus and as such can be regarded as an input mechanism. The ASPS system does not use external interrupts for data input.

Memory on the RSSC II is protected in blocks of 1024 bytes. Storage keys are two bits long, and they are used for write protection only. One bit is used to inhibit CPU and buffered 1/0 storing and the other is used to inhibit DMA storing. Storage keys are set by the Set Storage Key (SSK) instruction, and also, following an interrupt, the storage key of the first block of nemory is set to allow CPU and Buffered I/O storing but inhibt DMA storing. No other storage keys are affected by interrupts.

As well as the above, the RSSC II is equipped with a set of short precision (16-bit) instructions which operate with 16-bit fixed point twos complement numbers. They are manipulated in the lower half of the general-purpose registers and there is no sign extension as on a \$/360. A long precision fixed point (64-bit) instruction set is available also. An even-odd register pair is used for holding 64-bit numbers and only ADD, SUBTRACT, COMPARE, LOAD and STORE instructions are provided.

IV. ASPS EXECUTIVE FUNCTIONAL DESCRIPTION.

The ASPS executive has the primary goal of providing scheduling in real time of certain processes. There are three time periods of interest. At present they are 10 milliseconds, 100 milliseconds and I second but these may be adjusted. These time periods will be referred to here by the symbols T(1), T(2), and T(3), in millisecond time units. Associated with these time periods are three sets of processes. The set (P(1,j)) is associated with T(1), the set (P(2,j)) with T(2) and the set (P(3,j)) with T(3). Certain computations must be completed every T(1) milliseconds, others every T(2) milliseconds and still others every T(3) milliseconds. T(2) and T(3) are integer multiples of T(1), and T(3) is an integer multiple of T(2).

Timing is centered around an 1/O interrupt from the DEA which is derived from, but not coincident with, the system master timing pulse. This interrupt will be generated by the DLA every T(1) milliseconds regardless of what the NSSC II does, although the NSSC II can mask it. On system start-up, the ASPS executive performs any data initializations which are necessary, signals the DLA that initialization is complete using direct I/O, and then places the NSSC II in the wait state with no processes active.

Processing begins when the first 1/0 injerrupt arrives from the DLA. From then on, P(1,j) must be completed every T(1), P(2,j) every T(2) and P(3,j) every T(3) milliseconds of real time for some j. Real time can be thought of as a sequence of T(3) time periods. Each T(3) time period is broken into an integral number of T(2) time periods, each T(2) time periods is broken into an integral number of T(1) time periods. The quantity j is called thee mode and a different process is used for each mode. The mode is the operating state of the platform and currently R (i.e. the number of modes) is 4. They are called IDLE, COURSE, FIBE and SLEW. The system changes mode based on certain inputs (see below) and only certain transitions are valid. Hode changes can only occur at the begining of a T(3) millisecond time period.

The NSSC II interval timer is not used for any determination of real time. It is used solely as a check on the system master timing pulse. At the beginning of each T(1) time period (i.e. following the interrupt from the DEA) the interval timer is loaded with a value slightly larger than T(1). If the timer ever expires then clearly an error has occurred. For the initial version of the executive, if the timer interrupt ever occurs, the system will not attempt to recover but merely inform the operator and enter the wait state.

When the 1/0 interrupt at the beginning of T(1) occurs the executive is entered. The DEA will already have completed a buffered input operation and placed a total of L(1N) words into the BSSL II memory. L(1N) is currently 38. This block of data is in two parts. The first

L(1K)-2 words are data for process P(1,j) and the last 2 are input to another process (see below). Prior to initiating P(1,j), these two words are removed by the executive and used to build a table in a separate penory area.

When P(1,j) completes, a table of outputs of length L(UUT) have been produced. L(UUT) is currently 32. A direct output is sent by the executive to the DLA which then begins a huffered output operation, i.e. the DLA removes the results of P(1,j) for its own use.

After the direct output has been sent, part of P(2,j) is run. For every j, the process P(2,j) must be completed in a T(2) time period. It is organized as a series, of subprocesses which, when executed in series constitute the entire process P(2,j). These subprocesses will be denoted P(2,j,k). For every j and k, the process P(1,j) and P(2,j,k) can be executed sequentially in less than T(1) milliseconds. Clearly k has to be less than or equal to T(2)/T(1) in order to meet the deadline. The breaking of P(2,j) into a series of subprocesses is not a requirement but merely the process structure in the present design.

Uhen P(2,j,k) completes, P(3,j) is resumed. It continues to execute until either:

- (a) the next 1/U interrupt from the DEA occurs or
- (b) P(3,j) completes.

P(3,j) must be completed in a T(3) time period. P(3,j) for the current j is initiated at the beginning of each T(3) time period and following the completion of P(3.1) the processor will be in the wait state if P(1,j) or P(2,j) are not executing. P(3,j) operates on a table of data which is constructed for execution i of P(3,j) during execution i-1. The table is L(BACK) words long and is in fact constructed from from the 2 word blocks which were not input to P(1,j) during the executions of P(1,j) (see above). The first of these two words is a key and the second is a data word. If the key is negative, the data word is to be ignored. If the key is positive it consists of two parts. The first is an index indicating where in the data table the data word belongs. The second part is an identifier indicating to which of several possible tables the data word belongs. During any given T(3) time period all of the data words will be intended for the same data table. If the identifier changes during a given T(3) time period, an error has occurred.

Switching of modes can only occur between execution of P(3,j), i.e. at most only every T(3) milliseconds. One of the constituents of the data table for P(3,j) is a mode change indication. This designates the mode which the system will be in for the next T(3) time period. Valid mode

transitions have not yet been decided.

In addition to real time management, the executive must respond to the other sources of interrupt on the RSSC II. The machine check and program interrupts are both to be regarded as errors, and processing will consist of informing the operator and putting the system into the wait state. Supervisor call interrupts must provide supervisor services in the normal way and only two such services are presently defined. They are:

- (1) SVC code 55(hex) Process P(3,j) has ended.
- (2) SVC code AA(hex) Process P(I,j) has ended.

External interrupts are to be regarded as errors except for the interrupt generated by the operator from the ISE. Processing in this case is currently undefined and so all external interupt processing consists of informing the operator and putting the system into the wait state.

2

A

M

 $\boldsymbol{\sigma}$ 

T D

なるだ

ANALOG INPUT

 $\nabla$ 

 $\mathcal{D}$ 

 $\Box$ 


5 7 %

V. SUPERMY OF THIRDS.

Refer to Fig. 3 for the system timing:


- (a) The PEA generates a sync pulse every T(1) milliseconds.
- (b) Starting at the trailing edge of the sync pulse, the DEA
- (c) The DLA interrupts the NSSC II when input is complete.
- (d) The MSSC II computes with the data and deposits the output  $\$  in  $\$  the buffer.
- (e) The MSSC II then signals the DEA to indicate that data is available.
- (f) The DEA begins to remove data from the output buffer. In the NSSC 11.
- (g) The NSSC II then performs the next sequential parts of the T(2) used computation.
- (b) tince (g) is complete the MSSC II reverts to background processing.
- (h) The sequence repeats.

ORIGINAL PAGE IS OF POOR QUALITY



38

FIGURE 3



OF POOR QUALITY